


FIG. 1






FIG. 3




FIG. 4A




FIG. 4B






FIG. 5

FIG. 6





bWLOFF latch circuit




FIG. 8

SAE latch circuit




FIG. 9

bRPRE latch circuit




FIG. 10A

X pre-decoder




FIG. 10B




FIG. 11




FIG. 12





FIG. 13






FIG. 15

WL ON/OFF control circuit




FIG. 16

SA ON/OFF control circuit




FIG. 17

STCRST control circuit




FIG. 18

BLKSEL latch circuit




FIG. 19

TWLON latch circuit




FIG. 20

SA control circuit





FIG. 21






FIG. 25




FIG. 26




FIG. 27




FIG. 28





FIG. 29

FIG. 30A






FIG. 30B




FIG. 30C




FIG. 30D




FIG. 30E




FIG. 30F




FIG. 30G






FIG. 34




FIG. 35





FIG. 36




FIG. 37




FIG. 38

32 Arrays/banks
(shared sense amplifier system)




FIG. 39

FIG. 41A

FIG. 41A

At time of TM1011MUSI entry

[illegible]

FIG. 41B






FIG. 47




FIG. 48




FIG. 49







FIG. 50








FIG. 54






FIG. 57




FIG. 59




FIG. 60




FIG. 61




FIG. 62